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Quantum information processing is expressed using quantum bits (qubits) and quantum gates
which are arranged in the terms of quantum circuits. Here, each qubit is associated to a quantum
circuit wire which is used to conduct the desired operations. Most of the existing quantum circuits
allocate a single quantum circuit wire for each qubit and, hence, introduce a significant overhead. In
fact, qubits are usually not needed during the entire computation but only between their initializa-
tion and measurement. Before and after that, corresponding wires may be used by other qubits. In
this work, we propose a solution which exploits this fact in order to optimize the design of quantum
circuits with respect to the required wires. To this end, we introduce a representation of the lifetimes
of all qubits which is used to analyze the respective need for wires. Based on this analysis, a method
is proposed which “recycles” the available wires and, by this, reduces the size of the resulting cir-
cuit. Numerical tests based on established reversible and fault-tolerant quantum circuits confirm
that the proposed solution reduces the amount of wires by more than 90% compared to unoptimized
quantum circuits. Source code is available at http://github.com/alexandrupaler/wirerecycle.
I. INTRODUCTION
Quantum computing [1] is an emerging technology that
is recently receiving significant attention due to its abil-
ity to solve several classes of problems which are com-
putationally inefficient on standard classical computers.
Current applications of quantum computing range from
integer factorization, unstructured search [2] and quan-
tum chemistry [3].
Corresponding solutions are theoretically described in
terms of quantum algorithms which, in turn, are realized
as quantum circuits. In contrast to classical circuits, a
quantum circuit works with so-called qubits that cannot
only assume the values 1 and 0, but also their superposi-
tion. Here, operations to be conducted are represented in
terms of quantum gates. Electronic Design Automation
in this domain deals with questions how to synthesize,
optimize, and verify corresponding quantum circuits [4].
Current efforts are mainly motivated by the conclu-
sion that practical quantum circuits need to incorporate
a large amount of error-correction techniques because the
quantum hardware is highly susceptible to environmen-
tal noise [5]. Practical computations necessitate a high
amount of hardware resources, which could be lowered by
optimizing quantum circuits [6, 7]. Accordingly, existing
quantum circuit optimization methods focus on either re-
ducing the number of qubits or the number of particular
gates, or both [8].
However, this view ignores the fact that, eventually,
quantum circuits are synthesized so that each single qubit
is associated to a quantum circuit wire. While the qubit
is a representation of quantum information, quantum cir-
cuit wires represent the structural property of a circuit.
More precisely, in order to realize a quantum algorithm,
a quantum circuit wire is instantiated for each qubit and
represents the passage of time. Then, the operations to
be conducted on this qubit are realized in terms of quan-
tum gates applied to the respective wire. Because of
the one-to-one mapping between qubits and wires, the
quantum circuit terminology often accepts both terms as
being equivalent terms.
But this perspective and the existing design scheme
frequently lead to quantum circuits of considerable size
with respect to the needed quantum circuit wires. In fact,
qubits are usually not needed during the entire compu-
tation of an algorithm, but only during their lifetime,
i.e. between their initialization and measurement. Be-
fore and after that, the quantum circuit wire may be
used by other qubits. But, thus far, existing design so-
lutions do not exploit this fact and create a dedicated
quantum circuit wire for each qubit – obviously leading
to a significant overhead.
In this work, we propose to “decouple” the terms qubit
and quantum circuit wire and exploit the potential of
recycling wires in the design of quantum circuits. To
this end, a method is proposed which associates multiple
qubits to the same wire, so that individual qubit lifetimes
do not overlap in time. While recycling-methods have al-
ready been proposed before in [9] (specific quantum algo-
rithm perspective) and in [10] (specific quantum comput-
ing architecture perspective), this work exploits recycling
for the design of arbitrary quantum circuits. Similar work
from Parent, Roetteler and Svore [11], known as REVS,
also examines resource recycling that can be integrated
with quantum compilers such as LIQi|〉.
The proposed methods clearly show that quantum cir-
cuit optimization should focus on the number of wires
instead of the number of qubits. In fact, wire recycling
as proposed in this work generates a quantum circuit
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2with the same number of qubits but with less wires and,
hence, with a substantially lower hardware requirement.
In the best case, the amount of quantum circuit wires can
be reduced by more than 90%. The reduction is propor-
tional to the amount of resources required to implement
fault-tolerant quantum circuits, where error correction
techniques are heavily used.
The paper is organized as follows: Sec. II will briefly
introduce the formalism of quantum circuits. The idea
of wire recycling is introduced and illustrated in Sec. III,
while Sec. IV provides a detailed description of the pro-
posed optimization method. Conclusion and future work
are discussed in Sec. VII after having analyzed the perfor-
mance of the method using relevant reversible and quan-
tum circuits in Sec. V.
II. BACKGROUND
Quantum computations are reversible by definition,
meaning that the inputs can be computed from the out-
puts by applying the circuit backwards. This is possible
because (1) quantum circuit gates have an equal number
of inputs and outputs and (2) gates implement a spe-
cific type of operation. Classical circuits can be made
reversible by using gates implementing bijective Boolean
functions, and thus having an equal number of inputs and
outputs as well [1]. Classical reversible circuits do not
have the computational power of their quantum counter-
parts, but are described using the same circuit formalism
and often serve as initial blueprint [12].
In the following we consider reversible circuits being a
subtype of quantum circuits.
A. Initializations, Gates and Measurements
A quantum circuit is executed by applying a time or-
dered set of gates, which are generally written from left
to right. A time axis running left-to-right can be linked
to any quantum circuit, so that each circuit operation
can be identified at a certain point in time. Inputs are
on the left and outputs on the right. Fig. 1 illustrates
corresponding examples. A quantum circuit implements
three types of operations: 1) qubit initialization; 2) quan-
tum gates which operate on qubits; 3) qubit measure-
ment. The state of a qubit q is represented as the vector
|q〉 = α0|0〉 + α1|1〉, where α0 and α1 are complex num-
bers (called amplitudes) that satisfy |α0|2 + |α1|2 = 1.
The vectors |0〉 and |1〉 are states analogue to the clas-
sical bits 0 and 1, but a qubit can be in a superposition
of these two states, where it is both 0 and 1 (e.g. when
α0 6= 0 and α1 6= 0).
Definition 1 A quantum circuit is a sequence of opera-
tions applied to a set of qubits.
Qubits are initialized before any gates can be applied.
Commonly used initial states, particularly in the con-
|+〉 G ‖
(a)
|c〉 •
|t〉
(b)
|c1〉 •|c2〉 •
|t〉
(c)
|q〉 •
|1〉
(d)
FIG. 1: Circuit examples. The • symbol indicates control
qubits, and ⊕ target qubits: a) a single qubit circuit having
the input initialized to |+〉, operated by a gate G and the
qubit is finally measured; b) the CNOT gate; c) the Toffoli
gate; d) the qubit initialized to |1〉 is an input ancilla. Qubit
initialization and measurement were left in circuits b-d).
text of error corrected quantum computation are |0〉,
|1〉, |+〉 = 1√
2
(|0〉 + |1〉), |Y 〉 = 1√
2
(|0〉 + i|1〉) and
|A〉 = 1√
2
|0〉+ eipi/4|1〉).
Quantum gates manipulate the state of qubits, but in
contrast to classical gates, quantum gates always have
an equal number of inputs and outputs. As a result,
quantum gates can operate on single or multiple qubits.
Multi-qubit gates are of two types: controlled and uncon-
trolled. Assuming anm-qubit gate namedG is applied on
the qubit set Q = {q0 . . . qm}. If G would be controlled
then the function Oc is applied to the qubit subset T ⊂ Q
(target qubits) depending on the state of the qubit sub-
set C ⊂ Q,C∩T = ∅, C∪T = Q (control qubits). If G is
uncontrolled, then the function On would be applied to
all Q. The controlled-NOT (CNOT) operation between
two qubits Q = {c, t}, where C = {c} and T = {t}, will
perform the NOT operation to T only if the state of the
qubits in C is |1〉, thus cnot(c, t) = (c, t⊕ c), where ⊕ is
the Boolean XOR function.
Qubit measurement is the quantum counterpart of
reading the value of a classical bit. The standard mea-
surement in quantum computation, referred to as a Z-
basis measurement, measures if the qubit is in the |0〉 or
|1〉 state, collapsing any superposition inconsistent with
the measurement result. Another type of measurement
is an X-basis measurement, which measures if the qubit
is in the |+〉 state or the 1√
2
(|0〉 − |1〉) state.
Quantum gates are chosen from an universal gate set
sufficient for approximating any quantum computation
with arbitrary precision. The set of all single qubit quan-
tum gates together with CNOT forms an universal gate
set. Classical reversible circuits are generally specified us-
ing the Toffoli gate, which is a 3-qubit gate applying the
NOT operation on the target t if both control qubits c1, c2
are |1〉. From a Boolean perspective the Toffoli gate im-
plements the function toffoli(c1, c2, t) = (c1, c2, t⊕c1c2).
However, the Toffoli gate is not quantum computing uni-
versal but only classically universal (can be used to im-
plement NAND).
B. Ancilla Qubits
Quantum circuit qubits can be classified into I/O-
qubits and ancillae qubits. The total number of qubits of
a circuit is the sum between the number of I/O- and an-
3cillae qubits. If a circuit would be abstracted as a black
box, the I/O-qubits are the interface to the box (inputs
and outputs) and the ancillae are internal to the box.
Circuit inputs and outputs are configurable with respect
to the states used for qubit initialization and qubit mea-
surement (e.g. can be |0〉, |1〉 or |+〉), whereas ancillae are
initialized and measured into specific states (e.g. always
|A〉). Ancillae are used as temporary workbenches [13]
or for increasing the fault-tolerance of the implemented
computation [14].
Definition 2 An input ancilla is a qubit always initial-
ized in the same state, irrespective if its measurement is
configurable or not. An output ancilla is a qubit always
measured in the same state, irrespective if its initializa-
tion is configurable or not.
C. Circuit Wires and Qubit Lifetime
The temporal ordering of operations introduced by a
quantum circuit determines the lifetime of a qubit.
Definition 3 The lifetime of a qubit is spanned between
its initialization and measurement points in time.
The lifetime consists of three stages: a passive, an ac-
tive and another passive stage. The length (along the
time axis linked to the circuit) of a quantum circuit wire
is the abstraction of a qubit’s lifetime.
The active stage is the relevant one in a qubit’s lifetime
and exists between the first and the last gate affecting the
qubit. The first passive stage exists between the qubit’s
initialization and the first gate, while the second passive
stage exists between the last gate and the qubit’s mea-
surement.
III. WIRE RECYCLING
In this work, we propose to recycle quantum circuit
wires in order reduce the overhead of quantum circuits.
The main idea is to compute the temporal ordering of
all the relevant qubit lifetimes and, afterwards, arrange
them in a fashion so that the corresponding quantum
circuits wires are used and re-used (recycled) as best as
possible.
Note thereby that wire recycling can be applied to an-
cillae qubits only (only these will be marked with the
measurement symbol ‖), since the lifetime of I/O-qubits
is spanned along the entire time axis. The general idea
is illustrated by means of the following example:
Example 1 Fig. 2 shows a quantum circuit with eight
operations: three qubit initializations (two ancilla, one
I/O-qubit), two CNOTs and three qubit measurements
(two ancilla, one I/O-qubit with unmarked measure-
ment). The first CNOT gate applied on the qubits |q0〉
and |q1〉 is applied before the CNOT affecting |q1〉 and
|q2〉, while each of the qubits needs to be firstly initialized
and finally measured. The lifetime of qubit q0 starts at
the beginning of the first quantum circuit wire, includes
the application of the first CNOT where the wire is act-
ing as control and ends at the rightmost wire end point.
The lifetime of qubit q1 starts at the beginning of the sec-
ond wire, includes the application of the first CNOT and
the application of the second CNOT. Its lifetime ends at
the rightmost end point of the second wire. Hence, the
lifetime of the third qubit |a2〉 does not overlap with the
lifetime of the first qubit |a0〉 and one quantum circuit
wire can be recycled. This yields the quantum circuit as
shown in Fig. 2.
|a0〉 • ‖
|q1〉 •
|a2〉 ‖
(a)
|a0〉 • ‖
|q1〉 •
|a2〉 ‖
(b)
|a0〉 • ‖ |a2〉 ‖
|q1〉 •
(c)
FIG. 2: Wire recycling correctness by example: a) a quantum
circuit with three wires including two ancillae a0 and a2 and
one I/O-qubit q1; b) computation is left unchanged, but the
a2 ancilla is initialized after the first CNOT is performed;
c) the equivalent computation, but requiring only two wires
because both ancillae share the topmost wire. The lifetime of
the third qubit |a2〉 does not overlap with the lifetime of the
first qubit |a0〉.
IV. METHOD
In order to introduce wire recycling an equivalent rep-
resentation of arbitrary quantum circuits is introduced in
the form of graphs expressing the temporal relation be-
tween circuit operations. The structural analysis of the
graphs will be used afterwards to devise two recycling
heuristics.
A. Causal Graph
The temporal ordering of quantum circuit operations
can be modeled using the→ operator by writing g1→ g2
if gate g1 needs to be executed before gate g2. The situa-
tion exists if the gate g2 takes as input one of the outputs
of g1. Therefore, any qubit initialization will precede a
gate, and, for example, we can write input1→ g3, if the
gate g3 is applied on the freshly initialized qubit exist-
ing at the circuit’s input named input1. For this reason,
qubit measurements will not precede any operation, but
will always have their own predecessors. For example,
g4→ output2 indicates that the output qubit of gate g4
existing on the circuit’s output named output2 is mea-
sured. The → operator is transitive, because if a → b
and b→ c, then a→ c.
All the temporal relations between quantum circuit op-
erations modeled using the→ operator can be abstracted
4|a0〉 • ‖|q1〉 •
|a2〉 ‖
(a) (b)
FIG. 3: a) The circuit from Fig. 2. b) The causal graph of
the circuit.
by causal graphs. A quantum circuit is represented by a
graph, where each node has two associated attributes:
1) type (an operation identifier), and 2) wires (the set
of wires linked to the qubits operated by the gate). A
temporal ordering between two circuit operations is es-
tablished if one of the operations is based on the output
of the other. Thus, if two operations are applied to the
same qubit, an edge or a chain of edges will exist between
the corresponding operation nodes. Each path in a causal
graph represents a chain of circuit operation precedences.
Definition 4 A quantum circuit causal graph is a di-
rected acyclic graph where each circuit operation (initial-
ization, gate, measurement) is abstracted by a node, and
edge directions indicate the relative temporal ordering of
the circuit operations.
Observation 1 A graph edge is abstracting a quantum
circuit wire segment existing between the circuit opera-
tions represented by the adjacent graph nodes.
An initial causal graph does not contain any direct
edges between output and input nodes: there is no prece-
dence established between qubit initializations and mea-
surements of different qubits. Thus, initially, the prece-
dence of qubit lifetimes is not known.
Example 2 In Fig. 3b, the lifetime of |a0〉 (top most
qubit in Fig. 3a) is represented by the subgraph having
input0 as root and output0 as leaf. The lifetime of |a2〉
is the subgraph having input2 as root and output2 as leaf.
It can be concluded that the lifetime of |a0〉 can precede
the lifetime of |a2〉, so that the qubits can share the top
most wire (Fig. 2).
B. Recycling Algorithm
A circuit’s causal graph contains all the information
necessary for wire recycling where an input graph having
each qubit on a distinct wire is gradually transformed to
an output graph having multiple qubits on the same wire.
We propose two optimization heuristics for the transfor-
mation of graphs. Both heuristics are applications of the
same transformation rule, which is the result of an ob-
servation about the graphs’ structure.
(a) (b)
FIG. 4: The causal graph transformation rule: a) input sub-
graph; b) output subgraph where a direct edge was added
between an output preceding an input.
1. Relation Between Input and Output Nodes
There are situations when a qubit is measured before
another qubit is initialized, and this can be modeled by
a supplemental graph edge connecting the correspond-
ing qubit’s output node to the other qubit’s input node.
When adding such an edge it has to be guaranteed that
the two nodes are not elements of a direct path. Oth-
erwise, two equivalent problems arise: 1) the graph con-
tains a cycle which is not allowed because causal graphs
are acyclic; 2) although the initialization takes place be-
fore the measurement, the edge indicates that the mea-
surement precedes the initialization, which is impossible.
Observation 2 A direct edge can be drawn between an
output and an input node, if no direct path starts at the
input and ends at the output node.
Observation 2 is the basis of the causal graph transfor-
mation rule (Fig. 4) where an edge is added between an
output allowed to precede an input (Fig. 4a). If the input
and the output nodes referenced distinct wires (e.g. w1
and w2), the input graph can be transformed (Fig. 4b),
so that both the gates address the same wire, e.g. w: 1)
gate g1 is executed; 2) its output is measured on wire
w (node output), 3) a new qubit is initialized on wire w
(node input), 4) gate g2 is executed. The result is that
w1 and w2 are treated as segments of w which abstracts
the lifetime of two distinct qubits: the one measured af-
ter g1, and the one initialized before g2. The passive
stages of w1 and w2 were shortened without influencing
the computation, the wires do not overlap in time and
are arranged so that w1→ w2.
2. Main algorithmic routine
The central aspect of wire recycling is to determine
which qubit measurements are potential candidates to
precede qubit initializations. In Alg. 1 an unoptimized
circuit is used to generate a causal graph cg and to infer
the nodes corresponding to the input ancillae set (IA)
and the output ancillae set (OA). It is necessary to know
how many ancilla output nodes succeed each ancilla input
node (na), because in the light of Observation 2, only
outputs preceding inputs can be connected by edges.
5The highest chances of successfully applying the graph
transformation rule is for those ancilla inputs used at the
latest points in time. Such inputs reach the least outputs
and, thus, a maximal number of outputs precedes them.
Therefore, for each ancilla input the maximum number
of preceding outputs (|OA| − na) is computed.
The order in which input nodes are connected to out-
puts nodes is dictated by a priority queue data structure
where input nodes are sorted based on the corresponding
value of |OA| − na. For each found output node, the in-
put and all the graph nodes following it will use the same
wire as the output.
Because each causal graph node knows the wire(s) it
operates on, the notation a.wire is to be interpreted as
the wire label of node a. In the main algorithmic routine
of Alg. 1, after an input node a is connected to an output
node o, the wire label of node a is replaced by the wire
label of node o, because a will operate on the wire of o.
Finally, after transforming cg by each transformation
rule, the queue Q is recomputed to reflect the new graph
structure.
Algorithm 1 Qubit Recycling Algorithm
Require: Input circuit circ
cg = causal graph of circ
IA = the set of all ancilla input nodes in cg
OA = the set of all ancilla output nodes in cg
N = {na|a ∈ IA, na the number of nodes o ∈ OA preceded
by a}
Q = queue constructed from IA with elements sorted by
priority |OA| − na
while Q not empty do
a = Read and remove topmost input node from queue Q
o = Result of searching for a preceding output node
if Found o ∈ OA then
Draw edge between o and a
Replace at successors of a: a.wire with o.wire
end if
Update Q to reflect the new structure of cg
end while
This work proposes two search heuristics for comput-
ing the output node preceding an input node. As pre-
viously mentioned, quantum circuit optimization follows
circuit synthesis. After synthesis the wires in a circuit
diagram can be considered either being ordered or un-
ordered. The first situation is the result of most synthe-
sis methods, as explained in the subsequent example and
section. The second situation exists when circuits are
further optimized for specific quantum computer archi-
tectures (e.g. using nearest neighbor interactions [15]).
Example 3 Consider the recycling presented in Fig. 5.
The wires in Fig. 5a are ordered if their labels are con-
sidered integers determining their position from the top
to the bottom. The wires are unordered if their labels are
considered simple strings, implying that the way the cir-
cuit was drawn is one of the many possibilities of how its
wires can be arranged vertically.
3. M1: Recycling Ordered Wires
The majority of the synthesis methods introduce an-
cilla qubits. For a gate sequence GS, with gates g1 and
g2 ∈ GS, g1 → g2 if gate g1 will be executed before
g2. Gates are processed during synthesis according to
their ordering from GS (g1 before g2), and ancillae are
introduced, if necessary, in the same order (the ancilla
needed for g1 is inserted before the ancilla required by
the synthesized g2).
The position where ancillae are introduced into the cir-
cuit, e.g. top down numbering of wires in circuit diagram,
can be used as an indicator of which wires to recycle. For
the same gates, where g1 → g2, having gate g1 operate
on the wire numbered w and g2 on the one numbered
w + 1, let us assume that the synthesis of g1 needs to
introduce an ancilla. After its introduction, the ancilla
will be numbered w + 1, and g2 will operate on the wire
numbered w + 2. Effectively, the number of wires is in-
creased by one, the ancilla’s position is right next to the
initial wire of g1, and all the wires of the gates succeeding
g1, e.g. g2, are shifted by one position. Therefore, the
vertical position of such ancillae relative to the neighbor-
ing wires can be used as an indicator of the starting time
point of the corresponding qubit’s active stage.
This implies that, there exists an ordering between the
wires of a synthesized circuit: ancillae are positioned next
to the wires representing the specified gates. This obser-
vation can be translated to the causal graphs abstract-
ing circuit diagrams: wire ordering is an indicator of the
closest output node in time which precedes a currently
investigated input node. The first search heuristic is to
simply search for the minimum of o.wire − a.wire, for
the output ancilla o ∈ OA and the input ancilla a ∈ IA
where o→ a.
4. M2: Recycling Unordered Wires
The previous ordering of wires is not always guaran-
teed, because a synthesized circuit could have been opti-
mized after synthesis in ways which affected the ordering
of wires. As a consequence, wires should not always be
assumed ordered.
An unknown wire ordering increases the complexity of
the preceding output node search. The heuristic pro-
posed in this section allows edges to be traversed back-
wards (Alg. 2). Although, causal graphs are directed,
some of the edges will need to be traversed backwards due
to the structure of the transformation rule (Fig. 4a, 4b):
before recycling there is no direct path connecting the
affected input and output nodes. Thus, in order to con-
nect two arbitrary nodes which satisfy the transformation
rule, a graph search has to be performed, where at least
one edge has to be traversed backwards.
An aspect not mentioned previously is that, without
loss of correctness, the edges in the transformation rule
from Fig. 4a represent not only a single graph edge but
6‖
1 • • ‖
2 ‖
3 • • ‖
4 • • ‖
5
(a)
‖
1 • • ‖ 5
2 ‖
3 • • ‖
4 • • ‖
(b)
‖4 • • ‖
1 • • ‖5
2 ‖
3 • • ‖
(c)
‖4 • • ‖
1 • • ‖5
2 ‖3 • • ‖
(d)
(e) (f)
(g) (h)
FIG. 5: Recycling Example (circuit and associated causal graph): a,e) the initial circuit having ancilla inputs labeled and the
ancilla outputs marked with ‖; b,f) input5→ output1; c,g) output0→ input4; d,h) output2→ input3
chains of directed edges. Therefore, the output node
search is allowed to traverse multiple edges in their spec-
ified (forward) direction or backwards. The number of
edges traversed backwards (nr) is an indication of how
much earlier on the circuit’s time axis the currently in-
vestigated node exists relative to the input node. The
selection criteria chosen in Alg. 2 is to consider the an-
cilla output node assumed to be closest in time to the
input node: forward traversals are preferred to backward
traversals. Overall, the shortest path with the lowest nr
between an input and and output node is chosen as a
solution.
Algorithm 2 Search Preceding Output in a Quantum
Circuit with Unordered Wires
Require: Causal graph cg; Input node input; Current node
current; Number of edges traversed backwards nr
Return current if ∈ OA and nr 6= 0
for all node ∈ cg, current→ node do
return Alg. 2 with parameters cg, input, node, nr
end for
for all node ∈ cg, node→ current do
return Alg. 2 with parameters cg, input, node, nr + 1
end for
V. RESULTS
Wire recycling was prototypically implemented and
applied to quantum as well as reversible circuits de-
fined over arbitrary gate sets. This is possible because
the graph nodes represent operations which are inde-
pendent of the implemented computation. The appli-
cability of the proposed method is investigated using
reversible circuits and quantum circuits consisting en-
tirely of qubit initializations, CNOTs and qubit measure-
ments (ICM circuits) [16]. The source code is available
at http://github.com/alexandrupaler/wirerecycle.
A. Reversible Circuits
The entire set of RevLib [17] circuits was downloaded
and wire recycling was applied to each circuit using the
methods M1 and M2. The results are reported in Table I.
The columns %M1 and %M2 are computed as the ratios
M1
Qubits respectively
M2
Qubits . It can be noticed that the
highest optimization rate is about 80% for M1, and that
in general M1 performs better than M2. This can be
explained by the fact that M1 uses the knowledge about
how synthesis methods work: there is a very high proba-
bility that ancillae are introduced in an ordered fashion,
which greatly benefits M1. The large reduction range
(0% . . . 80%) illustrates that the best optimizations are
7TABLE I: Reversible circuit optimization results (heuristics M1 and M2) and percentage of recycled wires (%M1 and %M2).
Circuit Qubits Ancilla M1 M2 %M1 %M2 Circuit Qubits Ancilla M1 M2 %M1 %M2
pdc 307 619 603 464 366 75 59 sys6-v0 144 10 4 3 2 30 20
spla 315 489 473 401 276 82 56 4mod5-bdd 287 7 3 2 2 29 29
lu 326 299 233 194 185 65 62 squar5 261 13 8 2 2 15 15
e64-bdd 295 195 130 114 86 58 44 rd53 138 8 3 2 1 25 13
ex5p 296 206 198 107 87 52 42 rd53 139 8 3 2 1 25 13
hwb9 304 170 161 76 81 45 48 rd73 140 10 3 2 1 20 10
lu 327 203 137 71 36 35 18 rd73 141 10 3 2 1 20 10
add64 184 193 64 63 63 33 33 sqr6 259 18 12 2 1 11 6
add64 186 193 64 63 63 33 33 sym9 146 12 3 2 1 17 8
hwb8 303 112 104 52 52 46 46 sym9 192 12 3 2 1 17 8
bw 291 87 82 44 32 51 37 wim 266 11 7 2 1 18 9
add32 183 97 32 31 31 32 32 dc2 222 15 7 2 0 13 0
add32 185 97 32 31 31 32 32 cmb 214 20 4 1 3 5 15
hwb7 302 73 66 30 31 41 42 5xp1 194 17 10 1 2 6 12
cycle10 293 39 27 20 19 51 49 inc 237 16 9 1 2 6 13
hwb6 301 46 40 20 15 43 33 4mod5-v0 19 5 1 1 1 20 20
rd84 313 34 26 20 15 59 44 4mod5-v0 20 5 1 1 1 20 20
ham15 298 45 30 19 16 42 36 4mod5-v1 22 5 1 1 1 20 20
add16 174 49 16 15 15 31 31 4mod5-v1 24 5 1 1 1 20 20
add16 175 49 16 15 15 31 31 4mod5-v1 25 5 1 1 1 20 20
sym9 317 27 18 15 11 56 41 add6 196 19 7 1 1 5 5
mod5adder 306 32 26 13 11 41 34 alu2 199 16 6 1 1 6 6
rd73 312 25 18 13 10 52 40 alu3 200 18 8 1 1 6 6
plus127mod8192 308 25 12 10 10 40 40 alu-bdd 288 7 2 1 1 14 14
plus63mod8192 310 25 12 10 10 40 40 apla 203 22 12 1 1 5 5
hwb5 300 28 23 9 9 32 32 cm42a 207 14 10 1 1 7 7
plus63mod4096 309 23 11 9 9 39 39 cm85a 209 14 3 1 1 7 7
cm163a 213 29 13 9 6 31 21 decod24-enable 124 6 3 1 1 17 17
add8 172 25 8 7 7 28 28 decod24-enable 125 6 3 1 1 17 17
ham7 299 21 14 7 7 33 33 example2 231 16 6 1 1 6 6
cu 219 25 11 6 6 24 24 f2 232 8 4 1 1 13 13
rd84 142 15 7 6 4 40 27 f51m 233 22 8 1 1 5 5
rd84 143 15 7 6 4 40 27 frg1 234 31 3 1 1 3 3
alu1 198 20 8 5 6 25 30 misex1 241 15 7 1 1 7 7
dk27 225 18 9 5 6 28 33 pm1 249 14 10 1 1 7 7
sym6 316 14 8 5 4 36 29 radd 250 13 5 1 1 8 8
rd53 311 13 8 5 2 38 15 rd32 270 5 2 1 0 20 0
dk17 224 21 11 3 3 14 14 rd32 271 5 2 1 0 20 0
mini alu 305 10 6 3 3 30 30 4gt11 83 5 1 0 1 0 20
pcler8 248 21 5 3 3 14 14 4gt5 75 5 1 0 1 0 20
x2 267 17 7 3 3 18 18 4gt5 77 5 1 0 1 0 20
sys6-v0 111 10 4 3 2 30 20 mlp4 245 16 8 0 1 0 6
achieved for circuits having qubits with short lifetimes
and interacted by few gates.
B. ICM Circuits
Wire recycling was evaluated on fault-tolerant im-
plementations of the quantum adder circuits pre-
sented in [13]. The fault-tolerant form was ob-
tained after transforming the circuits using the method
from [16]. Fault-tolerant quantum circuits include
only qubit (I)nitializations, (C)NOT gates and qubit
(M)easurements. ICM circuits use only CNOT gates, be-
cause the necessary single qubit gates are implemented
by teleportation mechanisms [1, 16] with ancilla qubits
initialized in |0〉, |+〉, |Y 〉 or |A〉. Qubits can be be mea-
sured in the X,Z basis [16].
The results reported in Table II show that in general
M1 performs better than M2. At the same time, more
than 90% wire reduction obtained for all the circuits
shows that fault-tolerant circuit synthesis introduces a
TABLE II: Quantum adder circuit optimization results and
percentage of recycled wires (%M1 and %M2).
Circuit Qubits Ancilla M1 M2 %M1 %M2
Cuccaro4 304 295 276 251 91% 83%
Cuccaro5 390 379 357 311 92% 80%
Cuccaro6 476 463 438 382 92% 80%
Cuccaro7 562 547 520 451 93% 80%
Cuccaro8 648 631 601 531 93% 82%
Cuccaro9 734 715 681 592 93% 81%
Cuccaro10 820 799 761 669 93% 82%
Cuccaro11 906 883 841 724 93% 80%
Cuccaro12 992 967 920 798 93% 80%
Cuccaro13 1078 1051 1000 884 93% 82%
Cuccaro14 1164 1135 1080 949 93% 82%
Cuccaro15 1250 1219 1159 1009 93% 81%
Cuccaro16 1336 1303 1238 1083 93% 81%
Cuccaro17 1422 1387 1318 1164 93% 82%
Cuccaro18 1508 1471 1397 1231 93% 82%
Cuccaro19 1594 1555 1477 1279 93% 80%
Cuccaro20 1680 1639 1557 1363 93% 81%
vast amount of ancillae with very short active stages.
8VI. CONCLUSION
This work introduced quantum circuit wire recycling
as a method for quantum circuit optimization. To this
end causal graphs were introduced as an equivalent de-
scription of a quantum circuit and a recycling method
was formulated using two heuristics applied to causal
graphs. The method was implemented and its perfor-
mance was evaluated on circuits from the RevLib circuit
library and fault-tolerant implementations of quantum
adder circuits. Optimization rates of more than 90%
showcase the potential of wire recycling to reduce the
quantum hardware requirements. Future work will an-
alyze the complexity of the method, the temporal over-
head introduced by recycling, and ways to optimize it
using classic data flow graph algorithms.
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